	1 3 2 3 1	Leap forward virtual clock: a new fair queuing scheme with guaranteed delays and throughput fairness Suri, S.; Varghese, G.; Chandranmenon, G.; NFOCOM '97. Sixteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Proceedings IEEE Volume 2, 7-11 April 1997 Page(s):557 - 565 vol.2 Digital Object Identifier 10.1109/INFCOM.1997.644506 AbstractPlus Full Text: PDF(724 KB) SEEE CNF Rights and Permissions
	\ \ !	A programmable rate-based scheduler (PRS) for ATM switches and multiplexers Wong, P.C.; Yee, K.C.; Cantoni, A.; Mercankosk, G.; Global Telecommunications Conference, 1997, GLOBECOM '97., IEEE Volume 2, 3-8 Nov. 1997 Page(s):827 - 832 vol.2 Digital Object Identifier 10.1109/GLOCOM.1997.638444 AbstractPlus Full Text: PDF(496 KB)
	<u>j</u> 2 1	Virtual Delay Vector Based Core-Stateless Packet Scheduling Algorithm Yan Qin; Yong Xiang; Meilin Shi; Networking and Services, 2006, ICNS '06, International conference on 2006 Page(s):94 - 94 Digital Object Identifier 10.1109/ICNS.2006.117 AbstractPlus Full Text: PDF(109 KB) SEES CNF Bights and Permissions
	 	A new scheduling algorithm: jumping virtual clock Lain-Chyr Hwang; Yong-Hua Huang; San-Yuan Wang; Hsu, S.J.; Advanced Information Networking and Applications, 2005. AINA 2005. 19th International Conference on Volume 2, 28-30 March 2005 Page(s):373 - 376 vol.2 Digital Object Identifier 10.1109/AINA.2005.42 AbstractPlus Full Text: PDF(79 KB) ISSE CNF Rights and Permissions
) 	Delay guarantee of virtual clock server Xie, G.G.; Lam, S.S.; Networking, IEEE/ACM Transactions on Volume 3, Issue 6, Dec. 1995 Page(s):683 - 689 Digital Object Identifier 10.1109/90.477714 AbstractPlus Full Text: PDF(712 KB)
	; ;	A virtual clock enhancement method for DDS using an analog delay line Richter, R.; Jentschel, HJ.; Solid-State Circuits, IEEE Journal of Volume 36, Issue 7, July 2001 Page(s):1158 - 1161 Digital Object Identifier 10.1109/4.933477 AbstractPlus References Full Text: PDF(120 KB) MEE JANG. Rights and Permissions
	<u> </u>	A Low Power Multi-Channel Single Ramp ADC with up to 3.2 GHz Virtual Clock Delagnes, E.; Breton, D.; Lugiez, F.; Rahmanifard, R.; Nuclear Science Symposium Conference Record, 2006, IEEE Volume 1, Oct. 29 2006-Nov. 1 2006 Page(s):231 - 238 Digital Object Identifier 10.1109/NSSMIC.2006.356146 AbstractPlus Full Text: PDF(2948 KB)


	12. Dynamically instrumenting message-passing programs using virtual clocks Kang Zhang; Chengzheng Sun; Kei-Chun Li; High Performance Distributed Computing, 1998. Proceedings. The Seventh International Symposium on 28-31 July 1998 Page(s):340 - 341 Digital Object Identifier 10.1109/HPDC.1998.710020 AbstractPlus Full Text: PDF(104 KB) NESS CNE Rights and Permissions
	13. Parallel evaluation of a parallel architecture by means of calibrated emulation Muller, H.L.; Stallard, P.W.A.; Warren, D.H.D.; Raina, S.; Parallel Processing Symposium, 1994. Proceedings., Eighth International 26-29 April 1994 Page(s):260 - 267 Digital Object Identifier 10.1109/IPPS.1994.288291 AbstractPius Full Text: PDF(692 KB) ***********************************
	14. Using object multiplex technique in data broadcast on digital CATV channel Gu Zhiqi; Yu Songyu; Zhang Wenjun; Broadcasting, IEEE Transactions on Volume 50, Issue 2, June 2004 Page(s):113 - 119 Digital Object Identifier 10.1109/TBC.2004.828365 AbstractPlus References Full Text: PDF(296 KB) ISSUE SINE Rights and Permissions
	15. A Low Power Multi-Channel Single Ramp ADC With Up to 3.2 GHz Virtual Clock Delagnes, E.; Breton, D.; Lugiez, F.; Rahmanifard, R.; Nuclear Science, IEEE Transactions on Volume 54, Issue 5, Part 2, Oct. 2007 Page(s):1735 - 1742 Digital Object Identifier 10.1109/TNS.2007.906170 AbstractPlus Full Text: PDF(381 KB) ISSE JNE Rights and Permissions
	16. Rate-based scheduling discipline for packet switching networks Jong Won Lee; Chong-Kwon Kim; Choong Woong Lee; Electronics Letters Volume 31, Issue 14, 6 July 1995 Page(s):1130 - 1131 AbstractPlus Full Text: PDF(176 KB)
	17. Cluster-based power efficient time synchronization in wireless sensor networks Dong Shao-Long; Xing Tao; Electro/information Technology, 2006 IEEE International Conference on May 2006 Page(s):147 - 151 Digital Object Identifier 10.1109/EIT.2006.252105 AbstractPlus Full Text: PDF(6091 KB)
	18. An analogue delay line for virtual clock enhancement in DDS Richter, R.; Jentschel, HJ.; Solid-State Circuits Conference, 2000, ESSCIRC '00, Proceedings of the 26th European 19-21 Sept. 2000 Page(s):476 - 479 AbstractPlus Full Text: PDF(248 KB) SEECONF Rights and Permissions
	19. Generalized guaranteed rate scheduling algorithms: a framework Goyal, P.; Vin, H.M.; Networking, IEEE/ACM Transactions on Volume 5, Issue 4, Aug. 1997 Page(s):561 - 571 Digital Object Identifier 10.1109/90.649514 AbstractPlus References Full Text: PDF(368 KB)

20. Flow theory Cobb, J.A.; Gouda, M.G.; Networking, IEEE/ACM Transactions on Volume 5, Issue 5, Oct. 1997 Page(s):661 - 674 Digital Object Identifier 10.1109/90.649567 AbstractPlus References Full Text: PDF(428 KB)
21. SCED: a generalized scheduling policy for guaranteeing quality-of-service Sariowan, H.; Cruz, R.L.; Polyzos, G.C.; Networking, IEEE/ACM Transactions on Volume 7, Issue 5, Oct. 1999 Page(s):669 - 684 Digital Object Identifier 10.1109/90.803382 AbstractPius References Full Text: PDF(424 KB)
22. Schedulability criterion and performance analysis of coordinated schedulers Chengzhi Li; Knightly, E.W.; Networking, IEEE/ACM Transactions on Volume 13, Issue 2, April 2005 Page(s):276 - 287 Digital Object Identifier 10.1109/TNET.2005.845541
AbstractPlus References Full Text: <u>PDF</u> (520 KB)
23. Hierarchical shaped deficit round-robin scheduling Jiwasurat, S.; Kesidis, G.; Miller, D.J.; Global Telecommunications Conference, 2005, GLOBECOM '05, IEEE Volume 2, 28 Nov2 Dec. 2005 Page(s):6 pp. Digital Object Identifier 10.1109/GLOCOM.2005.1577729 AbstractPlus Full Text: PDF(204 KB) SEEE CNF Bights and Permissions
24. Clock synchronization in wireless distributed embedded applications Hong, Y.S.; No, J.H.; Software Technologies for Future Embedded Systems, 2003. IEEE Workshop on 15-16 May 2003 Page(s):101 - 104 AbstractPlus Full Text: PDF(291 KB) IEEE CNF Rights and Permissions
25. WF/sup 2/Q-M: a worst-case fair weighted fair queueing with maximum rate control Jeng Farn Lee; Meng Chang Chen; Yeali Sun; Global Telecommunications Conference, 2002. GLOBECOM '02. IEEE Volume 2, 17-21 Nov. 2002 Page(s):1576 - 1580 vol.2 Digital Object Identifier 10.1109/GLOCOM.2002.1188463

Help Contact Us Privacy & Security IEEE.org



© Copyright 2008 IEEE - All Rights Reserved




inspec*

© Copyright 2005 IEEE - All Rights Reserved

27-30 May 2007 Page(s):3502 - 3505

Rights and Permissions

		5. Asynchronous Java accelerator for embedded Java virtual machine
		Zheng Liang; Plosila, J.; Sere, K.; Emerging Technologies: Frontiers of Mobile and Wireless Communication, 2004. Proceedings of the
		IEEE 6th Circuits and Systems Symposium on Volume 1, 2004 Page(s):253 - 256 Vol.1 Digital Object Identifier 10.1109/CASSET.2004.1322968
		AbstractPlus Full Text: <u>PDF(</u> 377 KB) - 経経経 CNE
		Rights and Permissions
		6. Fast implementation of AES cryptographic algorithms in smart cards Chi-Feng Lu; Yan-Shun Kao; Hsia-Ling Chiang; Chung-Huang Yang; Security Technology, 2003. Proceedings. IEEE 37th Annual 2003 International Carnahan Conference on 14-16 Oct. 2003 Page(s):573 - 579
		Digital Object Identifier 10.1109/CCST.2003.1297622
		<u>AbstractPlus</u> Full Text: <u>PDF</u> (1511 KB) - 經營은 CNS <u>Rights and Permissions</u>
		7. Dynamic binary translation for accumulator-oriented architectures Ho-Seop Kim; Smith, J.E.; Code Generation and Optimization, 2003, CGO 2003, International Symposium on
		23-26 March 2003 Page(s):25 - 35 Digital Object Identifier 10.1109/CGO.2003.1191530
		<u>AbstractPlus</u> Full Text: <u>PDF(</u> 362 KB) - 經營營 CNF Rights and Permissions
		8. Large Scale Simulation of Suspensions with PVM Phan-Thien, N.; Ka Yan Lee; Tullock, D.; Supercomputing, ACM/IEEE 1997 Conference
		15-21 Nov. 1997 Page(s):60 - 60 Digital Object Identifier 10.1109/SC.1997.10050
		AbstractPlus Full Text: PDF(184 KB) NEES CNF
		Rights and Permissions
		 Hardware realization of a Java virtual machine for high performance multimedia applications Berekovic, M.; Kloos, H.; Pirsch, P.;
		Signal Processing Systems, 1997. SIPS 97 - Design and Implementation 1997 IEEE Workshop on 3-5 Nov. 1997 Page(s):479 - 488
		Digital Object Identifier 10.1109/SIPS.1997.626325 AbstractPlus Full Text: <u>PDF</u> (576 KB) - 総総のの総
	***********	Rights and Permissions
		10. Measuring equipment for the electric quantities at the terminals of an inverter-fed induction moto Cristaldi, L.; Ferrero, A.; Ottoboni, R.;
		Instrumentation and Measurement, IEEE Transactions on Volume 45, Issue 2, April 1996 Page(s):449 - 452
		Digital Object Identifier 10.1109/19.492765 AbstractPlus References Full Text: PDF(408 KB) 総統 総統
		Rights and Permissions
		11. A Gaussian noise generator for hardware-based simulations
		Lee, DU.; Luk, W.; Villasenor, J.D.; Cheung, P.Y.K.; Computers, IEEE Transactions on Volume 53, Incur 13, Dec. 2004 Page (c):1523 - 1534
		Volume 53, issue 12, Dec. 2004 Page(s):1523 - 1534 Digital Object Identifier 10.1109/TC.2004.106
		<u>AbstractPius References</u> Full Text: <u>PDF(</u> 784 KB) - জেজা কাম Rights and Permissions



	19. simCore: an event-driven simulation framework for performance evaluation of computer systems Jung, Y.; Chiba, Y.; Kim, D.; Kim, Y.; Modeling, Analysis and Simulation of Computer and Telecommunication Systems, 2000. Proceedings. 8th International Symposium on 29 Aug1 Sept. 2000 Page(s):274 - 280 Digital Object Identifier 10.1109/MASCOT.2000.876549 AbstractPlus Full Text: PDF(484 KB) ***********************************
	20. Sequential and distributed simulations using Java threads Azizi, M.; Aboulhamid, E.M.; Tahar, S.; Parallel Computing in Electrical Engineering, 2000, PARELEC 2000, Proceedings, International Conference on 27-30 Aug. 2000 Page(s):237 - 241 Digital Object Identifier 10.1109/PCEE.2000.873636 AbstractPlus Full Text: PDF(300 KB) ISSE COMP
	21. SCIMA: a novel processor architecture for high performance computing Kondo, M.; Okawara, H.; Nakamura, H.; Boku, T.; Sakai, S.; High Performance Computing in the Asia-Pacific Region, 2000, Proceedings, The Fourth International Conference/Exhibition on Volume 1, 14-17 May 2000 Page(s):355 - 360 vol.1 Digital Object Identifier 10.1109/HPC.2000.846577 AbstractPius Full Text: PDF(484 KB)
	22. Gated clocks in RT-synthesis and simulation Ecker, W.; Windisch, A.; Mades, J.; Schneider, T.; Ke Yang; VHDL International Users Forum Fall Workshop, 2000, Proceedings 18-20 Oct. 2000 Page(s):59 - 63 Digital Object Identifier 10.1109/VIUF.2000.890269 AbstractPlus Full Text: PDF(280 KB) SEE CAPE Rights and Permissions
	23. The SimUTC fault-tolerant distributed systems simulation toolkit Weiss, B.; Gridling, G.; Schmid, U.; Schossmaier, K.; Modeling, Analysis and Simulation of Computer and Telecommunication Systems, 1999. Proceedings. 7th International Symposium on 24-28 Oct. 1999 Page(s):68 - 75 Digital Object Identifier 10.1109/MASCOT.1999.805041 AbstractPlus Full Text: PDF(132 KB) ***********************************
	24. The synergy of multithreading and access/execute decoupling Parcerisa, JM.; Gonzalez, A.; High-Performance Computer Architecture, 1999, Proceedings, Fitth International Symposium On 9-13 Jan. 1999 Page(s):59 - 63 Digital Object Identifier 10.1109/HPCA.1999.744329 AbstractPlus Full Text: PDF(64 KB)
	25. ePASS-a software-based POWER simulator Goldstein, A.; Weiss, S.; Computer Systems and Software Engineering, 1996. Proceedings of the Seventh Israeli Conference on 12-13 June 1996 Page(s):46 - 54 Digital Object Identifier 10.1109/ICCSSE.1996.554848 AbstractPlus Full Text: PDF(780 KB) ***********************************

IEEE Xplore# Search Result

Help Contact Us Privacy & Security | IEEE.org

inspec

© Copyright 2008 IEEE -- All Flights Reserved